Flexible and iterative baseband receivers with advanced channel codes like turbo codes are widely adopted nowadays, ensuring promising error rate performances. Extension of this principle with an additional iterative feedback loop to the demapping function has proven to provide substantial error performance gain at the cost of increased complexity. However, this complexity overhead constitutes commonly an obstacle for its consideration in real implementations. This article illustrates the opposite of what is commonly assumed and proposes a complexity adaptive iterative receiver performing iterative demapping with turbo decoding (TBICM-ID-SSD). Targeting identical error rate, the article shows that for certain system configurations TBICM-ID-SSD presents lower complexity than TBICM-SSD (without iterative demapping). This original result is obtained when considering the equivalent number of iterations through detailed analysis of the corresponding computational and memory access complexity. The analysis is conducted for different parameters in terms of modulation orders and code rates and independently from the architecture for a fair comparison. Considering the proposed adaptive receiver which is able to perform both TBICM-ID-SSD and TBICM-SSD modes, results demonstrate a reduced complexity with TBICM-SSD for high modulation orders. However, for low modulation orders as for QPSK, results show a reduction in arithmetic operations and read access memory up to 45.9% and 47%, respectively for using the TBICM-ID-SSD mode rather than TBICM-SSD performing six turbo decoding iterations over Rayleigh fading channel with erasures.
Introduction
Advanced wireless communication standards impose the use of modern techniques to improve spectral efficiency and reliability. Among these techniques, bit-interleaved coded modulation (BICM) [1] with different modulation orders and Turbo Codes with various code rates are frequently adopted.
The BICM principle currently represents the state-ofthe-art in coded modulations over fading channels. The BICM with iterative demapping (BICM-ID) scheme proposed in [2] is based on BICM with additional soft feedback from the soft-input soft-output (SISO) convolutional decoder to the constellation demapper. In [3] , the convolutional code classically used in BICM-ID schemes was replaced by a turbo code. Only a small gain of 0.1 dB was observed. This result makes BICM-ID with turbo-like coding solutions (TBICM-ID) unsatisfactory with respect to the added decoding complexity.
On the other hand, signal space diversity (SSD) technique, which consists of a rotation of the constellation followed by a signal space component interleaving, has been recently proposed [4, 5] . It increases the diversity order of a communication system without using extra bandwidth.
Combining SSD technique with TBICM-ID at the receiver side has shown excellent error rate performance results particularly in severe channel conditions (erasure, multi-path, real fading models) [6, 7] . These results were behind the adoption of this system in DVB-T2 standard (using LDPC channel code). These results will also lead for further adoption discussions in the upcoming standards using turbo codes [6] . The TBICM and TBICM-ID modes applying the SSD technique are denoted by TBICM-SSD and TBICM-ID-SSD.
In fact, almost all related works using these techniques have focused only on error rate performance without considering the implementation perspective. This is due mainly to the commonly assumed impact in terms of complexity overhead. In this article, we demonstrate the http://asp.eurasipjournals.com/content/2012/1/131 effectiveness of the iterative demapping even in terms of complexity for certain system configurations (modulation orders and code rates). In this context, a novel complexity adaptive iterative receiver, performing either in TBICM-ID-SSD mode or in TBICM-SSD mode, is proposed. This original proposal is based on a thorough analysis of the corresponding computational and memory access complexity.
It is worth to note that the article does not provide a comparison in terms of area, as one iterative receiver is considered to perform both modes (TBICM-ID-SSD and TBICM-SSD).
The rest of the article is organized as follows. Section System model and algorithms presents the system model with the associated parameters and gives a brief description of the underlined algorithms for iterative demapping and turbo decoding. Section Complexity evaluation and normalization presents an evaluation of the receiver complexity in terms of number and type of arithmetic operations and memory access. Section Number of iterations analysis for identical complexity analyzes the number of TBCIM-SSD and TBCIM-ID-SSD iterations for identical complexity. Section Complexity analysis for identical performance shows a complexity analysis for identical TBCIM-SSD and TBCIM-ID-SSD error rate performances. Finally, Section Conclusion concludes the article.
System model and algorithms
This section describes the system model and the considered parameters of the transmitter, channel, and receiver of Figure 1 . In addition, it gives a brief presentation of the underlined algorithms for the iterative demapping and decoding.
System model
On the transmitter side, information bits U which are called systematic bits are regrouped into symbols u i consisting of q bits, and encoded with an q-binary turbo encoder. It consists of a parallel concatenation of two identical convolutional codes (PCCC). The output codeword C is then punctured to reach a desired coding rate R c . We consider in this work the 8-state double binary (q = 2) [8] turbo code adopted in the WiMax standard.
In order to gain resilience against error bursts, the resulting sequence is interleaved using an S-random interleaver 2 with S = √ N/4. Punctured and interleaved bits denoted by v i are then gray mapped to complex channel symbols s q chosen from a 2 M -ary constellation X, where M is the number of bits per modulated symbol.
Applying the SSD consists first of the rotation of the mapped symbols s q . The resulting rotated symbols are denoted as s r,q . The performance gain obtained when using a rotated constellation X r depends on the choice of the rotation angle. The optimum rotation angle depends Figure 1 The system model of the transmitter, channel, and TBICM-ID-SSD receiver. http://asp.eurasipjournals.com/content/2012/1/131 on the chosen modulation and channel type. In this regard, a thorough analysis has been done for the 2nd-generation terrestrial transmission system developed by the DVB Project (DVB-T2) which adopted the rotated constellation technique. A single rotation angle [7] has been chosen for each constellation size independently of the channel type. These angle values are presented in Table 1 and are adopted in this work.
The second step when applying SSD at the transmitter consists of signal space component interleaving. A simple delay is introduced between the transmission of I and Q components. Mapped and shifted symbols s r,q are then transmitted over a noisy and Rayleigh fast fading channel with or without erasure. The erasure channel model has been used in the case of the DVB-T2 standard to model the destructive interferences caused by the existence of a single-frequency network (SFN). Each received symbol x r,q is affected by a different fading coefficient, an erasure coefficient, and an additive Gaussian noise.
The channel model considered is a frequency nonselective memoryless channel with erasure probability. The received discrete time baseband complex signal can be written as:
where h q is the Rayleigh fast fading coefficient, ρ q is the erasure coefficient probability taking value 0 with a probability P ρ and value 1 with a probability of 1 − P ρ . n q is a complex white Gaussian noise with spectral density N 0 /2 in each component axes, and h q is the channel attenuation.
Max-log-map demapping algorithm
At the receiver side, the complex received symbols x r,q have their Q-components re-shifted resulting in x r,q . An extrinsic log-likelihood ratio L ext,Dem (c k,q /x r,q ) is calculated for each bit c k,q corresponding to the kth bit of the received rotated and modulated symbol x r,q . After deinterleaving, de-puncturing and turbo decoding, extrinsic information from the turbo decoder L ext,Dec (c k,q ) is passed through the interleaver, punctured and fed back as a priori information L apr,Dem (c k,q ) to the demapper in a turbo demapping scheme. The extrinsic information [9] and given by the expression below:
Z l(l=0,1) can be expressed as:
where X k r,l , with l ∈ {0, 1}, are the symbol sets of the constellation for which symbols have their kth bit equal to l. P(c i,q ) is the probability of the ith bit of constellation symbol s r,q computed through a priori information L apr,Dem (c k,q ). Reducing the complexity of the expressions above can be performed by applying the max-log approximation. Thus, Equation (2) can be written as [9] :
where
and
All demapping equations are valid for erasure and no erasure channel. In fact, the channel coefficient h q will take into consideration the erasure coefficient given by the channel detector. These simplified expressions exhibit three main computation steps: (a) Euclidean distance computation referred by A q , (b) a priori adder referred by B k,q , and (c) minimum finder referred by the min operation of Equation (4).
Max-log-MAP decoding algorithm
Following the demapping function at the receiver side, the turbo decoding is applied. The max-log-MAP algorithm [10] is considered for the SISO convolutional decoders. Using input symbols and a priori decoding information, each SISO decoder computes extrinsic information. The SISO decoder computes first the branch metrics γ k . Then it computes the forward α k and backward β k metrics between two trellis states s and s . Max-log-MAP decoding http://asp.eurasipjournals.com/content/2012/1/131 equations, originally proposed in [10] , are expressed as follows:
Finally the soft output so(d k = i) and extrinsic information z(d k = i) of the kth coded symbol are computed [10] :
where SF is the constant scale factor for the Max-Log-MAP decoding algorithm. In case of iterative demapping and only by one SISO decoder, the bit-level extrinsic information of systematic symbols d k = c p c p+1 are computed using (12) and (13). Similar computations are needed for parity symbols c p+2 c p+3 .
These expressions exhibit three main computation steps: (a) branch metrics computation referred by γ k , (b) state metrics computation referred by (α k and β k ), and (c) extrinsic information computation referred by L apr,Dem and z.
Complexity evaluation and normalization
In order to appreciate the complexity of the two iterative modes, an accurate evaluation of the complexity in terms of number and type of operations and memory accesses is required. In this section, we consider the two main blocks of the TBICM-SSD and TBICM-ID-SSD system configurations which are the SISO demapper and the SISO decoder. The proposed evaluation considers the low complexity algorithms presented in Section System model and algorithms.
This evaluation will be presented independently from the architecture (serial, or shuffle, or parallel architecture). It will be based on counting operations without quoting prior SISO demapper and decoder implementation results. A typical fixed-point representation of channel inputs and various metrics is considered. summarizes the total number of required quantization bits for each parameter.
Complexity evaluation of SISO demapper
The complexity of SISO demapping depends on the modulation order (in the context of the above fixed parameters). In fact, for each received modulated symbol x r,q composed of M coded bits, 2 M Euclidean distances are computed. With iterative demapping, a priori information coming from the decoder should be added to the associated Euclidean distance. The minimum distance finder is then applied to search for the closest symbol between the 2 M constellation symbols. Thus, the SISO demapper complexity is composed of three principal units: Euclidean distance, a priori adder, and minimum finder functions. For each of these functions we will now consider the equations of Section Max-log-map demapping algorithm (1) the required number and type of arithmetic computations and (2) the required number of read memory access (load) and write memory access (store). The result of this evaluation is summarized in Table 3 and explained below. We use the following notation operation(NbOfBitsOfOperand1,NbOfBitsOfOperand2) for arithmetic operations, and load(NbOfBits)/store(NbOfBits) for read/write memory operations. Thus, add (8, 10) indicates an addition operation of two operands; one quantized on 8 bits and the second on 10 bits. Similarly, load (8) indicates a read access memory of 8-bit word length.
(1) Euclidean distance computation For each modulated symbol (input of the demapper):
• One load (8) 
SISO double binary turbo decoder
Computation units Number and type of operations per coded symbol per turbo decoding iteration Branch metric 4Add(5, 5) + 38Add(5, 10) + 4Sub(5, 5) + 8load(5) + 6load (10) State metric 64Add(10, 10) + 48Sub(9, 9) + 8store (10) Extrinsic information 32Add(10, 10) + 32Sub(9, 9) + 9Sub(10, 10) + 3Mul(4, 10) + 8load(10) + 5store(10)
• (6) . L apr,Dem (c i,q ) are quantized on 8 bits as shown in Table 2 . This addition of M operands is equivalent to the sum of the following 2-input addition operations: (8, 11) to subtract the LLR of the specific k th bit and thus obtain B k,q -M Sub (11, 19) 
However, for the simple QPSK modulation the above operations can be simplified as only two LLRs exist for one modulated symbol. In fact, in Equation (6) there is no need to execute an addition followed by a subtraction of the same LLR. Thus, the total number of required arithmetic operations in this case is 4 Sub(11,19).
(3) Minimum finder
For each one of the M bits per modulated symbol:
• 2 M Sub(19,19) to realize the two min operations of Equation (4) • One Sub (8, 8) 
Complexity evaluation of SISO decoder
The SISO decoder complexity is composed of three principal units: branch metric, state metric, and extrinsic information functions. As for the SISO demapper, the result of the complexity evaluation is summarized in Table 3 and explained below. As stated before, the considered turbo code is an 8-state double binary one. At the turbo decoder side, each double binary symbol should be decoded to take a decision over the four possible values (00, 01, 10, 11).
(1) Branch metrics (γ ) For each coded symbol (input of the decoder):
• For each coded symbol (input of the decoder):
• 32 Add(10,10) to compute α k−1 (s ) + γ k (s , s) for the 32 trellis transitions (8-state double binary trellis) • 24 Sub(9,9) to realize the 8 max (4-input) operations of Equation (7). In fact, finding the maximum of N values can be implemented as N-1 max (2-input) operations • 8 store(10) to store computed state metrics only for left butterfly algorithm
Operations above should be multiplied by 2 to generate forward α and backward β state metrics.
(3) Extrinsic information (z)
For each coded symbol (input of the decoder):
• 8 load(10) to access state metric values • 32 Add(10,10) to compute the second required addition operation in Equation (10) for the 32 trellis transitions • 28 Sub(9,9) to realize the 4 max (8-input) operations of Equation (10) • 4 Sub(10,10) to subtract symbol-level intrinsic information from the computed soft value (generating symbol-level extrinsic information)
• 8 Sub(9,9) and 4 Sub(10,10) to realize the 8 max (2-input) operations and compute 4 bit-level (systematic and parity) extrinsic information as demapper a priori information (Equations (12) and (13)). This computation is done only for one of the two SISO decoders • 4 store(10) to store the computed bit-level (systematic and parity) extrinsic information • 3 Sub(10,10) to normalize symbol-level extrinsic information by subtracting the one related to decision 00 • 3 Mul(4,10) to multiply the symbol-level extrinsic information by a scaling factor SF • 3 store(10) to store the computed DEC 1 symbol-level extrinsic information as DEC 2 a priori symbol-level information
Complexity normalization
A fair comparison between the two modes (TBICM-SSD and TBICM-ID-SSD) requires arithmetic and memory access operations normalization. For arithmetic operations, normalization has been done in terms of 2-input one bit full adders (Add (1,1) ). Each one of the adders, subtractors, and multipliers can be converted into equivalent number of Add(1,1). For adders and subtractors, bit-to-bit half and full adders are used and generalized for operand sizes n 1 and n 2 . Obtained formulas are summarized in Table 4 with simple, yet accurate, analysis of all corner cases. Similarly, multiplication operations are normalized using successive addition operations. Memory access operation of m word of size n are normalized to one memory access operation of m × n bits. Applying the proposed complexity normalization approach to Table 3 leads to the results shown in Table 5 . This table summarizes the number of normalized operations required to process one modulated and one coded symbol per iteration for all the functional units of the SISO demapper and SISO decoder. Using this table, it becomes possible to compare the complexity of these heterogeneous components. As an example, the processing of one symbol by the SISO decoder incurs a complexity equivalent to 2104 Add(1,1), load(180) and store(130) operations per iteration. On the other hand, and considering a QPSK configuration (M = 2), the complexity of the SISO demapper per modulated symbol per Table 4 Normalization of basic arithmetic operations in terms of Add(1,1) when n 2 > n 1
Arithmetic operations
Normalized arithmetic operations 
Number of iterations analysis for identical complexity
This section discusses and analyzes the complexity of the two iterative modes at different modulation orders and code rates. The first subsection defines the complexity of each mode, while the second subsection analyzes the required number of iterations assuming identical complexity.
TBICM-SSD and TBICM-ID-SSD complexity definition
If the TBICM-SSD mode requires x iterations to process a frame composed of N MSymb modulated symbols (equivalent to N CSymb coded symbol), the complexity C 1 for TBICM-SSD can be calculated as the sum of the complexity of one demapping process and x decoding processes.
where C − dem (M) designates the complexity of processing one modulated symbol, which depends on the constellation size, without taking into consideration the a priori computation, and C dec designates the complexity of processing one coded symbol.
Regarding the complexity of TBICM-ID-SSD, we consider the work of [11] which proposes an original iteration scheduling by reducing two demapping iterations with reasonable performance loss of less than 0.15 dB for all configurations. The authors have also shown that omitting only one demapping iteration will keep the error rate performance almost identical for number of iterations y > 3. This latter scheme is adopted in this work and we denote the required number of iterations by yIDem zEIDec, where z designates the extra decoding iterations.
Thus, the complexity C 2 for TBICM-ID-SSD can be calculated as the sum of the complexity of y demapping processes and (y + z) decoding processes.
where C + dem (M) designates the complexity of processing one modulated symbol taking into consideration the a priori computation.
For the complexity evaluation of C dec and C dem (M), the low complexity algorithms presented in Section System model and algorithms were thoroughly analyzed.
Considering the code rate R c and the number of bits per modulated symbol M, the relation between the number of double binary coded symbols (N CSymb ) and the corresponding number of modulated symbols (N MSymb ) can be written as follows.
In addition to the modulation order and the code rate, a third parameter should be considered regarding the iterative demapping implementation choice. In this regard, two configurations should be analyzed. In the first configuration, denoted CASE 1, the Euclidean distances are re-calculated at each demapping iteration. While in the second configuration, denoted CASE 2, the computation of the Euclidean distances are done only once, at the first iteration, then stored and reused in later demapping iterations. Thus, CASE 1 implies higher arithmetic computations, however less memory access, than CASE 2. http://asp.eurasipjournals.com/content/2012/1/131
Number of iterations for identical complexity
The final objective of this work is to illustrate for which system configuration it is more interesting to use TBICM-ID-SSD rather than TBICM-SSD. This means for which system configuration the complexity of TBICM-ID-SSD becomes lower than TBICM-SSD. Towards this objective, we analyze in this subsection the corresponding number of iterations if both modes have identical complexity. Identical complexity can be expressed as C 1 = C 2 . Using this equality and replacing C 1 and C 2 by their expressions from equations (14) and (15) lead to the following equation:
This last equation allows to obtain the number of TBICM-ID-SSD iterations y = y Lim corresponding to identical complexity for both modes. In fact, by replacing N MSymb with equivalent number of N CSymb (as expressed in Equation (16)) and by simplifying, Equation (17) becomes:
This equation can be used to compute individually y Lim for identical arithmetic, identical read memory access or identical write memory access operations.
If we consider x = 6, and for different modulation orders and code rates, Table 6 shows the required number of iterations y Lim with no extra decoding iteration (z = 0).
y Lim can have positive values as well as negative values. Negative values mean that for the chosen configuration, TBICM-ID-SSD has always a higher complexity than TBICM-SSD. The positive values represent the limits for which performing less demapping iterations will lead to a lower complexity than TBCIM-SSD, and the inverse is true. Hence, it might be possible to perform less y iterations (y < y Lim ) with less complexity while having the same error correction capability than TBICM-SSD. In fact, Table 6 shows that this last situation can potentially happen for QPSK and QAM16 configurations where y Lim varies in a higher range (between 2.9 and 5.8) than QAM64 and QAM256 configurations (most y Lim values are around 2 corresponding to identical arithmetic operations). This analysis will be extended in the next section taking into consideration error rate performance simulations.
Complexity analysis for identical performance
The main motivation behind this analysis is to improve the receiver implementation quality by choosing the mode with the less complexity depending on each system configuration. In order to appreciate this study, an accurate evaluation of the complexity in terms of number and type of operations and memory access has been done in Section Number of iterations analysis for identical complexity.
TBICM-ID-SSD iterations, xIDec and yIDem respectively, iterative processing at the demapper side is shown to provide additional error correction [6] . Thus, for a considered number of x iterations, identical error rate performance results can be reached by using y iterations with y < x. Figure 2 shows a BER comparison between the two iterative modes TBICM-SSD and TBICM-ID-SSD for two configurations: (1) QPSK, code rate 4 5 , erasure probability 0.15 and (2) QAM64, code rate 2 3 , non erasure. These parameters are chosen to represent clearly the two sets of curves in the same figure, the same behavior is seen for other configurations. The BER for x = 6 iterations and for different configurations, can be seen as the result of y = 3 and y = 4 iterations for erasure and non erasure channel respectively. However, using results in [11] , the complexity of 4IDem could be reduced to 3IDem zEIDec with z = 1.
Complexity analysis for a chosen x
On the other hand, Table 6 shows that for QPSK modulation, the minimum number of required TBICM-ID-SSD iterations y Lim for all code rates and for identical required Table 6 Required number of demapping iterations y Lim for different modulation schemes and code rates to achieve identical complexity (arithmetic operations, or read, or write access memory) as for x = 6 and z = 0 arithmetic operations as 6IDec is y Lim = 4.2 with z = 0. So using y = 3 < 4.2 iterations will lead to less arithmetic complexity, meanwhile it has the same error correction capacity as illustrated in Figure 2 for (1). Complexity improvements have been computed and summarized in Tables 7 and 8 . These tables resume the achieved improvements comparing 6IDec to 3IDem 1EIDec and 3IDem 0EIDec respectively for all configurations. In the following we will explain first how these values are computed and then discuss the obtained results.
The complexity reduction ratio (G) is defined as the ratio of the difference in complexity between the two iterative modes to the complexity of TBICM-SSD. It corresponds to the gain ratio of using TBICM-ID-SSD rather than TBICM-SSD. G can be expressed as follows:
Using this equation and replacing C 1 and C 2 by their expressions from Equations (14) and (15) lead to the following equation:
By replacing N MSymb with equivalent number of N CSymb (as expressed in Equation (16)) and by simplifying, Equation (20) becomes:
This last equation has been used to obtain individually the complexity reduction ratios of Tables 7 and 8   Table 7 Achieved reduction values in terms of number of operations, read/write access memory for considering "3IDem 1EIDec" rather than "6IDec" for different modulation schemes, code rates and no erasure events in terms of arithmetic, read memory access and write memory access operations. Positive values correspond to a decreasing in complexity, meanwhile negative values correspond to a an increasing in complexity.
In the following, we analyze the values of Table 7 which correspond to a no erasure channel. Similar behavior is seen in Table 8 for erasure channel.
For CASE 1, results show improvements in terms of number of arithmetic operations (up to 21.4%) and read access memory (up to 23.5%) for QPSK scheme. Higher modulation orders require the demapper to fetch symbols from higher constellation memory sizes, which lead to more complexity computations and memory accesses. An increasing in complexity is shown for QAM256 in terms of number of arithmetic operations (−207%) and read access memory (−108%). Moreover, Equation (21) shows that higher the code rate is, higher the benefits are. On the other hand, the improvements in write memory access (28.6% for R c = 1/2 and 30.6% for R c = 6/7) are positive for all modulations orders.
In fact, in the SISO demapper, write memory access is required only to store the extrinsic information which is composed of M × 8 bits. This term is required per modulated symbol and when converted to the equivalent number per coded symbol (Equation (16)) for a fixed code rate, a constant value independent from M is obtained.
Similar behavior is shown for CASE 2, except for two points. The first one concerns the improvements in arithmetic operations and read memory access. In fact, compared to CASE 1, this configuration implies less arithmetic and more memory access operations in the SISO demapper which lead to more benefits for the former operations and less benefits for the latter (Equation (21)). The second point concerns the benefits in write memory access. In fact, besides the term M × 8 bits, a Table 8 shows an increasing in complexity in terms of arithmetic operations (−38.3%), meanwhile positive ratios are seen for read/write access memory. However, it should be noted that the number of required memory access are much less than the arithmetic operations. Thus, those latter are considered as the primary criteria for choosing between the two modes.
We can conclude from the results above that using TBICM-ID-SSD rather than TBICM-SSD for QPSK and QAM16 orders will lead to a significant complexity reduction for almost all code rates.
Finally, as the proposed adaptive iterative receiver targets to reduce the overall normalized processing complexity, this should lead a priori to improved power consumption, throughput and latency. However, analyzing the detailed gains in terms of throughput and latency depends on the heterogeneous architecture and the parallelism degree of the considered demapper and decoder algorithms.
Complexity analysis for different values of x
The second part of this study is to look to the gains for different values of x. To that end, and for presentation simplicity, we consider one system configuration which corresponds to QPSK, code rate 4 5 and erasure probability 0.15. Figure 3 illustrates the BER performance for both modes as a function of the number of iterations at E b /N 0 =9.5 dB. From this figure, we obtain Table 9 which illustrates the equivalent y iterations for different x values for identical error rate performances.
Using Table 9 and Equation (21), we obtain the complexity reduction curves of Figure 4 . Only CASE 2 is considered for presentation simplicity, however the results are similar for CASE 1. The curves of Figure 4 show the variation of the benefits in number of arithmetic operations, read and write memory access as a function of the number of iterations x. In fact, Table 9 shows that for TBICM-SSD number of iterations x = 1 the corresponding number of TBICM-ID-SSD iterations y = 1. This corresponds to no feedback loop to the demapper, and thus, to identical complexity of the two modes TBICM-SSD and TBICM-ID-SSD. This result is illustrated by Figure 4 where the complexity reduction ratio G = 0 for x = 1. For x = 2, the complexity reduction in terms of arithmetic operations and read access memory is about 10 and 2%, respectively. However, an increased need of write access memory is shown. This is due to the added complexity for storing the 2 M Euclidean distances computed at the first iteration. In fact, the difference in equivalent number of iterations x and y is not big enough to recover this memory write access overhead. However, for x > 2, this difference becomes significant and the complexity reduction ratio 
Figure 4
The complexity reduction over iterations for using TBICM-ID-SSD rather than TBICM-SSD for QPSK with code rate 4 5 , erasure probability 0.15, and CASE 2. http://asp.eurasipjournals.com/content/2012/1/131 increases almost linearly with x to reach between 50 to 60% for x = 8. This can be explained from Table 9 where increasing x will increase y but with less speed to attain identical error rate performances.
Conclusion
In this article we have proposed a complexity adaptive iterative receiver performing TBICM-ID-SSD. For low and medium constellation sizes, feedback to the SISO demapper has shown to reduce the complexity in terms of computation and access memory at the receiver side for identical error rate performances. This constitutes a very interesting result as it demonstrates the opposite of what is commonly assumed. In fact, the number of normalized arithmetic operations is reduced in a range between 28.9 and 45.9% for QPSK configuration for using TBICM-ID-SSD rather than TBICM-SSD with 6 iterations over fading channel with erasures. Similarly, the number of read/write access memory is reduced in a range between 29.8% and 47%. This complexity reduction increases significantly for higher turbo decoding iterations and reduces consequently the power consumption of the iterative receiver. On the other had, for high modulation orders, as for QAM64 and QAM256, the TBICM-ID-SSD receiver should be configured in TBICM-SSD mode which provide less complexity for identical error rate performances.
Finally, it is worth to note that for very low error rates, TBICM-ID-SSD configuration should be used as it provides more error correction in the error floor region. Future work targets the extension of this analysis to other baseband iterative applications and its integration into available hardware prototypes.
